



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant : Noriyasu Sakai et al. Art Unit : 2812
Serial No. : 10/667,681 Examiner : Scott B Geyer
Filed : September 22, 2003
Title : METHOD FOR MANUFACTURING CIRCUIT DEVICES

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

DECLARATION UNDER 37 C.F.R. §1.131

I, Yusuke Igarashi, declare as follows:

1. I have read and understood this declaration.
2. I am one of the inventors named in the U.S. Patent Application identified above.
3. I currently am employed by Sanyo Electric Co., Ltd., the assignee of this application and I was employed by Sanyo Electric Co., Ltd. at the time the invention was made.
4. I have read and understood the patent specification identified above, including the drawings and pending claims 1-14.
5. I understand that the pending specification has a filing date of September 22, 2003, and claims priority from a Japanese patent application whose filing date is September 27, 2002.
6. I understand that pending claims 1, 2, and 11-13 were rejected as unpatentable over U.S. Patent No. 6,767,767 (Hayashida et al) in view of U.S. Patent No. 5,924,190 (Lee et al.).
7. I understand that the Hayashida et al. patent is based on an application whose U.S. filing date is July 16, 2002.
8. The subject matter of claims 1, 2 and 11-13 was invented by me and my co-inventors in Japan prior to July 16, 2002.

CERTIFICATE OF MAILING BY FIRST CLASS MAIL

I hereby certify under 37 CFR §1.8(a) that this correspondence is being deposited with the United States Postal Service as first class mail with sufficient postage on the date indicated below and is addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

January 20, 2006
Date of Deposit
Signature *Rose Syracuse*
Rose Syracuse
Typed or Printed Name of Person Signing Certificate

BEST AVAILABLE COPY

9. Pending claim 1 relates to a method for manufacturing circuit devices. Dependent claims 2, and 11-13 in the pending application recite various features.

10. Exhibits 1 through 4, copies of which are attached, are submitted in support of a date of invention of the subject matter of claims 1, 2 and 11-13 prior to July 16, 2002.

11. Exhibit 1 includes two pages. Exhibit 1 is a true and correct copy of a drawing that was prepared under my direction, except that a date on the second page has been redacted. The redacted date is prior to July 16, 2002.

Exhibit 1 includes information describing subject matter that was incorporated into the pending patent application.

Exhibit 1 is discussed in more detail below.

12. Exhibit 2 includes one page. Exhibit 2 is a true and correct copy of a drawing specification that was prepared under my direction, except that several dates have been redacted. The redacted dates are prior to July 16, 2002.

Exhibit 2 includes information describing subject matter that was incorporated into the pending patent application

Exhibit 2 is discussed in more detail below.

13. Exhibit 3 includes one page. Exhibit 3 is a true and correct copy of a drawing that was prepared under my direction, except that a date has been redacted. The redacted date is prior to July 16, 2002.

Exhibit 3 includes information describing subject matter that was incorporated into the pending patent application.

Exhibit 3 is discussed in more detail below.

14. Exhibit 4 includes one page. Exhibit 4 is a true and correct copy of a drawing that was prepared under my direction, except that a date has been redacted. The redacted date is prior to July 16, 2002.

Exhibit 4 includes information describing subject matter that was incorporated into the pending patent application.

Exhibit 4 is discussed in more detail below.

15. Exhibits 5, 6, 7 and 8 are copies of Exhibits 1, 2, 3 and 4, except handwritten notations have been added to help identify relevant features.

16. Pending claim 1 recites a method for manufacturing circuit devices. The method includes forming conductive patterns on a planar body, the conductive patterns forming mounting portions for circuit elements, disposing a circuit element on at least one of the mounting portions, performing resin sealing by bringing a backface of the planar body into contact with a lower mold having air vents and by sealing a surface of the planar body with an insulating resin so that the circuit element is covered therewith and separating each mounting portion.

17. A drawing in the upper right corner of Page 2 in Exhibit 1 (and Exhibit 5) shows a lower mold that includes air vents.

18. A cross-sectional view of a planar body is shown adjacent to the lower mold.

19. Arrows are labeled "TOP" and "BTM" are provided at the top and bottom of the planar body, respectively.

20. The arrow that is labeled "BTM" indicates that the bottom of the planar body is to be brought into contact with the lower mold.

21. The illustrated lower mold can be utilized to seal the planar body with insulating resin so that circuit elements positioned on its top surface are covered with insulating resin.

22. Referring now to the drawing in the lower right corner of Exhibit 2 (and Exhibit 6), a planar body (*i.e.*, the lead frame) has a back surface that is in contact with a lower mold having vents. At the bottom of the Exhibit 2 (and Exhibit 6), the planar body (*i.e.*, the lead frame) is identified by Part Code ISB-CO-02-0011-0002.

23. Exhibit 3 (and Exhibit 7) shows the planar body (*i.e.*, the lead frame) that corresponds to the planar body (*i.e.*, the lead frame) of Exhibit 2 (and Exhibit 6). Part Code ISB-CO-02-0011-0002 is shown at the bottom right corner of Exhibit 3 (and Exhibit 7). Exhibit 3 (and Exhibit 7) also identifies Equipment Name ISB-45x219.6-R5 as corresponding to the planar body (*i.e.*, the lead frame).

24. Exhibit 4 (and Exhibit 8) shows the planar body (*i.e.*, the lead frame) that corresponds to the planar body (*i.e.*, the lead frame) shown in Exhibits 2 and 3 (and Exhibits 6 and 7). Equipment Name ISB-45x219.6-R5 is shown in the bottom right corner of Exhibit 4 (and Exhibit 8).

25. As shown in Exhibit 4 (and Exhibit 8), conductive patterns are formed on the planar body and serve as mounting portions for circuit elements. Circuit elements are disposed on the mounting portions.

26. Exhibit 4 (and Exhibit 8) also shows a pattern of dashed lines that indicate where the planar body is to be separated.

27. Pending claim 2 recites a method for manufacturing circuit devices that includes forming a block that includes a plurality of the mounting portions arranged in a matrix form. Also, performing resin sealing includes covering a plurality of circuit elements, each circuit element being coupled to one of the mounting portions.

28. Exhibit 4 (and Exhibit 8) shows a plurality of mounting portions arranged in a matrix form.

29. Performing resin sealing with the arrangement shown in the lower right drawing in Exhibit 2 (and Exhibit 6) would result in covering a plurality of circuit elements that are coupled to mounting portions that are arranged in a matrix form.

30. Pending claim 11 recites a method for manufacturing circuit devices, wherein the air vent strides over a peripheral part of the cavity and is extended from inside the cavity to an outer part of the cavity.

31. The drawing in the upper right corner of page 2 in Exhibit 1 (and Exhibit 5) shows an air vent that extends over a peripheral part of a cavity.

32. Pending claim 12 recites a method for manufacturing circuit devices, wherein bringing the backface of the planar body into contact with the lower mold having air vents comprises bringing the backface of the planar body into contact with at least one of the air vents.

33. The drawings on page 2 of Exhibit 1 (and Exhibit 5) indicate that the bottom face of the planar body (*i.e.*, lead frame) is brought into contact with at least one of the air vents in the lower mold.

34. Pending claim 13 recites a method for manufacturing circuit devices wherein bringing the backface of the planar body into contact with at least one of the air vents comprises enabling the release of air through the air vent from between the planar body and the lower mold.

35. The arrangement shown on page 2 of Exhibit 1 (and Exhibit 5) enables air to be released through the air vent from between the planar body and the lower mold.

36. The application from which the present application claims priority was filed in Japan on September 27, 2002, less than three months after the U.S. filing date for the Hayaashida et al. patent and indicates that my co-inventors and I diligently pursued reducing the subject matter to practice from at least a date just before July 16, 2002.

37. I hereby declare that all statements made herein are of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Dated: Jan. 12, 2006

Signed:

Yusuke Igarashi
Yusuke Igarashi



Attorney's Docket No.: 14225-022001 / F1030476US00

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE



Applicant	: Noriyasu Sakai et al.	Art Unit	: 2812
Serial No.	: 10/667,681	Examiner	: Scott B Geyer
Filed	: September 22, 2003		
Title	: METHOD FOR MANUFACTURING CIRCUIT DEVICES		

YUSUKE IGARASHI, DECLARATION UNDER 37 C.F.R. §1.131


EXHIBIT 1 (TWO PAGES)

—以T±0.00
0.±0.5 0.0±0.1 0.03±0.65 0.000±0.001

ED


















(S-1/1)



出 义

三洋電機株式會社
生産技術部

リードフレーム			
名 称 / 図 番	:		
材 質	:		
線径/厚み	:		
例 示			
メーカー	:		
タイプ	:		
タブレット重量	:	g	
タブレット互換	:		
タブレット向き	:	FR	
比 重	:		
成形収縮率	:		% (1-1-1) 値
圧縮率	:	% 以上	
製品/規格			
モールドとL/Fのズレ	: X	:	MAX
	Y	:	or MAX
			※ リードフレームの寸法公差は含まない
モールド表面	: TOP	:	面粗度 μ Ra
E-PIN表面	: 銅	:	面
指示端とコーナーR	: R0	:	MAX (抜電 自然 R)
備 考			
1) リードフレームの寸法公差は、成形前の寸法を示す			



																																																																																																														
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	--

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant	: Noriyasu Sakai et al.	Art Unit	: 2812
Serial No.	: 10/667,681	Examiner	: Scott B Geyer
Filed	: September 22, 2003		
Title	: METHOD FOR MANUFACTURING CIRCUIT DEVICES		

YUSUKE IGARASHI, DECLARATION UNDER 37 C.F.R. §1.131

EXHIBIT 2 (ONE PAGE)

[illegible]

Architectural floor plan of a two-story building. The plan shows a central rectangular area divided into four quadrants by a horizontal and vertical corridor. The overall dimensions are 22.00m by 22.00m. The plan includes various rooms, corridors, and structural elements like columns and walls. Dimensions are provided in meters (m).

Key dimensions and features:

- Overall width: 22.00 m
- Overall height: 22.00 m
- Central horizontal corridor width: 3.00 m
- Central vertical corridor width: 3.00 m
- Room dimensions (approximate):
 - Top-left: 11.00 m x 11.00 m
 - Top-right: 11.00 m x 11.00 m
 - Bottom-left: 11.00 m x 11.00 m
 - Bottom-right: 11.00 m x 11.00 m
- Structural elements: Columns (circles with dots), walls (thick lines), and doors (arcs).

GENERAL TOLERANCE

DRAWING NAME	TOLERANCES	ANGLES
LEAD FRAME	±0.09	-
WHEEL	±0.1	±15°

PACKING TO BE REEDED

LEAD FRAME	180-CO-02-0011-0002
BASE FRAME	180-CO-02-0011-0002

[illegible]

V


ACAD3999

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant	: Noriyasu Sakai et al.	Art Unit	: 2812
Serial No.	: 10/667,681	Examiner	: Scott B Geyer
Filed	: September 22, 2003		
Title	: METHOD FOR MANUFACTURING CIRCUIT DEVICES		

YUSUKE IGARASHI, DECLARATION UNDER 37 C.F.R. §1.131

EXHIBIT 3 (ONE PAGE)



$t=0.125\pm0.01$

CHECKED UNLESS OTHERWISE SPECIFIED		DATE	REVISIONS
PART NAME (JIS)		1/1	
PART NAME (JIS)			
SURFACE FINISHES (JIS)			
MATERIAL SPEC (JIS)			
EFFECTIVE DATE			
FOR 0 -			
FOR 0 -			
FOR 0 -			
FOR 0 -			

DO NOT SCALE THIS DRAWING

DIMENSIONS
mm
3/16
1/8
1/4
1/2
3/4
1
1 1/2
2
3
4
5
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100

FILE CORD

APPROVAL

CHECK

DESIGN

DRAW
K. Nakamura

PART NAME FOR
(JIS)

CALLED TYP/QT

東京三洋電子(株)

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant	: Noriyasu Sakai et al.	Art Unit	: 2812
Serial No.	: 10/667,681	Examiner	: Scott B Geyer
Filed	: September 22, 2003		
Title	: METHOD FOR MANUFACTURING CIRCUIT DEVICES		

YUSUKE IGARASHI, DECLARATION UNDER 37 C.F.R. §1.131



EXHIBIT 4 (ONE PAGE)

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant	: Noriyasu Sakai et al.	Art Unit	: 2812
Serial No.	: 10/667,681	Examiner	: Scott B Geyer
Filed	: September 22, 2003		
Title	: METHOD FOR MANUFACTURING CIRCUIT DEVICES		

YUSUKE IGARASHI, DECLARATION UNDER 37 C.F.R. §1.131

EXHIBIT 5 (TWO PAGES)




IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant	: Noriyasu Sakai et al.	Art Unit	: 2812
Serial No.	: 10/667,681	Examiner	: Scott B Geyer
Filed	: September 22, 2003		
Title	: METHOD FOR MANUFACTURING CIRCUIT DEVICES		


YUSUKE IGARASHI, DECLARATION UNDER 37 C.F.R. §1.131

EXHIBIT 6 (ONE PAGE)


BACK (12:11)




TOP (12:11)



FRONT (12:11)




RIGHT (12:11)



VENTS

FRONT VIEW



PLANAR BOON

"ISB-CO-02-001-0002"

PACKAGE SURFACE		ORIGINAL TOLERANCE	
LEAD NAME	SURFACE	LEAD NAME	TOLERANCE
A	12:11	B	12:11
C	12:11	D	12:11
E	12:11	F	12:11
G	12:11	H	12:11
I	12:11	J	12:11
K	12:11	L	12:11
M	12:11	N	12:11
O	12:11	P	12:11
Q	12:11	R	12:11
S	12:11	T	12:11
U	12:11	V	12:11
W	12:11	X	12:11
Y	12:11	Z	12:11

PACKAGE SURFACE		ORIGINAL TOLERANCE	
LEAD NAME	SURFACE	LEAD NAME	TOLERANCE
A	12:11	B	12:11
C	12:11	D	12:11
E	12:11	F	12:11
G	12:11	H	12:11
I	12:11	J	12:11
K	12:11	L	12:11
M	12:11	N	12:11
O	12:11	P	12:11
Q	12:11	R	12:11
S	12:11	T	12:11
U	12:11	V	12:11
W	12:11	X	12:11
Y	12:11	Z	12:11

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant	: Noriyasu Sakai et al.	Art Unit	: 2812
Serial No.	: 10/667,681	Examiner	: Scott B Geyer
Filed	: September 22, 2003		
Title	: METHOD FOR MANUFACTURING CIRCUIT DEVICES		

YUSUKE IGARASHI, DECLARATION UNDER 37 C.F.R. §1.131

EXHIBIT 7 (ONE PAGE)

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant	: Noriyasu Sakai et al.	Art Unit	: 2812
Serial No.	: 10/667,681	Examiner	: Scott B Geyer
Filed	: September 22, 2003		
Title	: METHOD FOR MANUFACTURING CIRCUIT DEVICES		

YUSUKE IGARASHI, DECLARATION UNDER 37 C.F.R. §1.131

EXHIBIT 8 (ONE PAGE)

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☒ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.